

# AXI Protocol


## Introduction

AXI, the third generation of AMBA interface AMBA 3 specification, is targeted at high performance, high clock frequency system designs and suitable for high speed sub-micrometer interconnect:


- separate address/control and data phases
- support for unaligned data transfers using byte strobes
- burst based transactions with only start address issued & issuing of multiple outstanding addresses
- easy addition of register stages to provide timing closure

AXI consist of five different channels:


- Read Address Channel
- Write Address Channel
- Read Data Channel
- Write Data Channel
- Write Response Channel



**AXI Read operation architecture:**



**AXI Write operation architecture:**






**Transaction channel handshake pairs:**

Transaction channel	Handshake pair
Write address channel	AWVALID, AWREADY
Write data channel	WVALID, WREADY
Write response channel	BVALID, BREADY
Read address channel	ARVALID, ARREADY
Read data channel	RVALID, RREADY

### Handshake process:

All five channels use the same VALID/READY handshake to transfer data and control information. This two-way flow control mechanism enables both the master and slave to control the rate at which the data and control information moves. The source generates the VALID signal to indicate when the data or control information is available. The destination generates the READY signal to indicate that it accepts the data or control information. Transfer occurs only when both the VALID and READY signals are HIGH.

There are three scenarios when the transfer happens as shown below:




## Signal Description:

Signal Name	Source	Description
<b>Global Signals</b>		
ACLK	Clock source	Global clock signal
ARESETn	Reset source	Global reset signal
<b>Write address channel signals</b>		
AWID[3:0]	Master	Write address ID
AWADDR[31:0]	Master	Write address
AWLEN[3:0]	Master	Burst length
AWSIZE[2:0]	Master	Burst size
AWBURST[1:0]	Master	Burst type
AWLOCK[1:0]	Master	Lock type
AWCACHE[3:0]	Master	Cache type
AWPROT[2:0]	Master	Protection type
AWVALID	Master	Write address valid
AWREADY	Slave	Write address ready
<b>Write data channel signals</b>		
WID[3:0]	Master	Write ID tag
WDATA[31:0]	Master	Write data
WSTRB[3:0]	Master	Write strobes
WLAST	Master	Write last
WVALID	Master	Write valid
WREADY	Slave	Write ready
<b>Write response channel signals</b>		
BID[3:0]	Slave	Response ID
BRESP[1:0]	Slave	Write response
BVALID	Slave	Write response valid
BREADY	Master	Response ready
<b>Read address channel signals</b>		
ARID[3:0]	Master	Read address ID
ARADDE[31:0]	Master	Read address
ARLEN[3:0]	Master	Burst length
ARSIZE[2:0]	Master	Burst size
ARBURST[1:0]	Master	Burst type
ARLOCK[1:0]	Master	Lock type
ARCACHE[3:0]	Master	Cache type
ARPROT[2:0]	Master	Protection type
ARVALID	Master	Read address valid
ARREADY	Slave	Read address ready

<b>Read data channel signals</b>		
RID[3:0]	Slave	Read ID tag
RDATA[31:0]	Slave	Read data
RRESP[1:0]	Slave	Read response
RLAST	Slave	Read last
RVALID	Slave	Read valid
RREADY	Master	Read ready

**Master Slave configuration connected via interface through interconnect:**



**Figure 1-3 Interface and interconnect**

There are different encoding techniques used in AXI for burst length, burst size, burst type, cache encoding, protection, atomic access, response,

ARLEN[3:0] AWLEN[3:0]	Number of data transfers
b0000	1
b0001	2
b0010	3
...	
b1101	14
b1110	15
b1111	16

ARSIZE[2:0] AWSIZE[2:0]	Bytes in transfer
b000	1
b001	2
b010	4
b011	8
b100	16
b101	32
b110	64
b111	128

ARBURST[1:0] AWBURST[1:0]	Burst type	Description	Access
b00	FIXED	Fixed-address burst	FIFO-type
b01	INCR	Incrementing-address burst	Normal sequential memory
b10	WRAP	Incrementing-address burst that wraps to a lower address at the wrap boundary	Cache line
b11	Reserved	-	-

**Table 5-1 Cache encoding**

ARCACHE[3:0] AWCACHE[3:0]		Transaction attributes		
WA	RA	C	B	
0	0	0	0	Noncacheable and nonbufferable
0	0	0	1	Bufferable only
0	0	1	0	Cacheable, but do not allocate
0	0	1	1	Cacheable and bufferable, but do not allocate
0	1	0	0	Reserved
0	1	0	1	Reserved
0	1	1	0	Cacheable write-through, allocate on reads only
0	1	1	1	Cacheable write-back, allocate on reads only
1	0	0	0	Reserved
1	0	0	1	Reserved
1	0	1	0	Cacheable write-through, allocate on writes only
1	0	1	1	Cacheable write-back, allocate on writes only
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Cacheable write-through, allocate on both reads and writes
1	1	1	1	Cacheable write-back, allocate on both reads and writes

**Table 5-2 Protection encoding**

ARPROT[2:0] AWPROT[2:0]	Protection level
[0]	1 = privileged access 0 = normal access
[1]	1 = nonsecure access 0 = secure access
[2]	1 = instruction access 0 = data access



**Table 6-1 Atomic access encoding**

ARLOCK[1:0] AWLOCK[1:0]	Access type
b00	Normal access
b01	Exclusive access
b10	Locked access
b11	Reserved

Table 7-1 RRESP[1:0] and BRESP[1:0] encoding

RRESP[1:0] BRESP[1:0]	Response	Meaning
b00	OKAY	Normal access okay indicates if a normal access has been successful. Can also indicate an exclusive access failure.
b01	EXOKAY	Exclusive access okay indicates that either the read or write portion of an exclusive access has been successful.
b10	SLVERR	Slave error is used when the access has reached the slave successfully, but the slave wishes to return an error condition to the originating master.
b11	DECERR	Decode error is generated typically by an interconnect component to indicate that there is no slave at the transaction address.

Timing Diagrams for read burst, overlapping read burst and write burst:






Figure 1-6 Write burst

Low-power interface signals:

Low-power interface signals		
CSYSREQ	Clock controller	System low-power request. This signal is a request from the system clock controller for the peripheral to enter a low-power state.
CSYSACK	Peripheral device	Low-power request acknowledgement. This signal is the acknowledgement from a peripheral of a system low-power request.
CACTIVE	Peripheral device	Clock active. This signal indicates that the peripheral requires its clock signal: 1 = peripheral clock required 0 = peripheral clock not required.





Figure 12-2 Acceptance of a low-power request



**Difference between Exclusive access and Locked access:**

The basic process for an exclusive access is:


- A master performs an exclusive read from an address location
- At some later time, the master attempts to complete the exclusive operation by performing an exclusive write to the same address location
- The exclusive write access of the master is signalled as:
  - Successful if no other master has written to that location between the read and write accesses
  - Failed if another master has written to that location between the read and write accesses. In this case the address location is not updated

Locked access:


When the ARLOCK[1:0] or AWLOCK[1:0] signals for a transaction show that it is a locked transfer then the interconnect must ensure that only that master is allowed access to the slave region until an unlocked transfer from the same master completes signalling the release of the locked transfer. The arbiter within the interconnect is used to enforce this restriction.

**Burst operation:**

In AXI channel, the number of data transfers in a single burst are called as beats.




### Burst Transfer Type:



### Normal/Privileged access:

Normal/Privileged is used by some masters to indicate their processing mode. A privileged processing mode typically has a greater level of access within a system.



### Different kinds of burst type:

**Fixed burst:** In a fixed burst, the address remains the same for every transfer in the burst. This burst type is for repeated accesses to the same location such as when loading or emptying a peripheral FIFO.

**Incrementing burst:** In an incrementing burst, the address for each transfer in the burst is an increment of the previous transfer address. The increment value depends on the size of the transfer. For example, the address for each transfer in a burst with a size of four bytes is the previous address plus four.

**Wrapping burst:** A wrapping burst is similar to an incrementing burst, in that the address for each transfer in the burst is an increment of the previous transfer address. However, in a wrapping burst the address wraps around to a lower address when a wrap boundary is reached. The wrap boundary is the size of each transfer in the burst multiplied by the total number of transfers in the burst. There are two restrictions for wrapping bursts: the start address must be aligned to the size of the transfer and the length of the burst must be 2, 4, 8, or 16.

#### **AXI Benefits:**

- Faster testbench development and more complete verification of AMBA AXI 3.0/4.0 designs
- Easy to use command interface simplifies testbench control and configuration of master and slave
- Simplifies results analysis
- Runs in every major simulation environment

#### **Drawbacks of AXI:**

- The AMBA AXI4 has limitations with respect to the burst data and beats of information to be transferred
- The burst must not cross the 4k boundary. Bursts longer than 16 beats are only supported for the INCR burst type
- Both WRAP and FIXED burst types remain constrained to a maximum burst length of 16 beats. These are the drawbacks of AMBA AXI system which need to be overcome

#### **AXI features:**

- AMBA AXI 3.0/4.0 Verification IP provides a smart way to verify the AMBA AXI 3.0/4.0 component of a SOC or a ASIC
- AMBA AXI 3.0/4.0 VIP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification environment

#### **Summary of AXI:**

- Productivity—By standardizing on the AXI interface, developers need to learn only single protocol for IP
- Flexibility
- AXI4 memory mapped interfaces and allows burst of up to 256 data transfer cycles with just a single address phase
- AXI4-Stream removes the requirement for an address phase altogether and allows unlimited data burst size
- Availability—By moving to an industry-standard, access to a worldwide community of ARM Partners.
- Many IP providers support the AXI protocol
- A robust collection of third-party AXI tool vendors is available that provide a variety of verification, system development, and performance characterization tools

**Comparison between AMBA AHB and AMBA AXI Bus System Modeling:**

AMBA AHB	AMBA AXI
<ul style="list-style-type: none"> <li>□ single-channel, shared bus.</li> <li>□ A 128 bit bus running at 400 MHz</li> <li>□ The AHB bus speed was assumed to be double the AXI Bus, and two times the width.</li> </ul>	<ul style="list-style-type: none"> <li>□ Multi-channel, read/write optimized bus.</li> <li>□ A 64 bit bus running at 200 MHz</li> <li>□ The primary throughput channels- R/W data channels, while the address, response channels are to improve pipelining of multiple requests.</li> </ul>

**Simulation study between AMBA AHB and AMBA AXI Results:**

<i>Bus Type</i>	<i>Latency</i>	<i>Throughput</i>	<i>Power</i>
AHB Bus	Excellent	Good	Excellent
AXI Bus	Good	Excellent	Good

**Throughput:**

- Throughput or network throughput is the average rate of successful message delivery over a communication channel
- It is closely related to the channel capacity of the system, and is the maximum possible quantity of data that can be transmitted under ideal circumstances
- The throughput is usually measured in bits per second (bit/s or bps), data packets per second or data packets per time slot

**AXI protocol notes:**

AMBA AXI is targeted at high performance , suitable for high-speed submicron connect .

**Features:**

- separate address/control and data phases
- support for unaligned data transfer using byte strobes
- its backward compatibel with existing AHB and APB interface

**Architecture-wise features:**

- AXI protocol is burst based  
Every transaction has address and control information on the address channel
- Total 5 channels
- Independently acknowledged address and data channels
- Out-of-order completion of bursts
- Write data interleaving
- Exclusive access (atomic transaction)
- Access security support
- System level cache support
- Unaligned address & byte strobe
- Static burst, which allows bursts to FIFO memory
- Low power mode

#### **Difference between AXI3 and AXI4:**

AXI3 Vs AXI4 The difference between AXI3 and AXI4

1. AXI3 supports burst lengths up to 16 beats only. While AXI4 supports burst lengths of up to 256 beats.
2. AXI3 supports write interleaving. AXI4 does NOT support write interleaving
3. AXI3 supports locked transfers, AXI4 does NOT support locked transfers
4. AXI4 supports QoS, AXI3 does NOT support QoS.